xv6/main.c

135 lines
2.8 KiB
C
Raw Normal View History

2006-06-12 15:22:12 +00:00
#include "types.h"
#include "param.h"
#include "mmu.h"
#include "proc.h"
#include "defs.h"
#include "x86.h"
2006-06-15 16:02:20 +00:00
#include "traps.h"
#include "syscall.h"
2006-06-22 20:47:23 +00:00
#include "elf.h"
#include "param.h"
#include "spinlock.h"
2006-06-12 15:22:12 +00:00
2006-06-13 22:08:20 +00:00
extern char edata[], end[];
2006-06-12 15:22:12 +00:00
void proc0init();
2006-09-08 14:36:44 +00:00
// Bootstrap processor starts running C code here.
2006-07-16 16:03:51 +00:00
// This is called main0 not main so that it can have
// a void return type. Gcc can't handle functions named
// main that don't return int. Really.
void
main0(void)
2006-06-12 15:22:12 +00:00
{
int i;
2007-08-08 09:10:16 +00:00
static int bcpu; // cannot be on stack
2006-06-13 22:08:20 +00:00
// clear BSS
memset(edata, 0, end - edata);
2006-08-29 19:06:37 +00:00
// Prevent release() from enabling interrupts.
for(i=0; i<NCPU; i++)
cpus[i].nlock = 1;
2006-07-12 17:00:54 +00:00
mp_init(); // collect info about this machine
bcpu = mp_bcpu();
// switch to bootstrap processor's stack
2007-08-08 09:10:16 +00:00
asm volatile("movl %0, %%esp" : : "r" (cpus[bcpu].mpstack + MPSTACK - 32));
asm volatile("movl %0, %%ebp" : : "r" (cpus[bcpu].mpstack + MPSTACK));
2006-07-12 17:00:54 +00:00
lapic_init(bcpu);
2006-07-12 17:00:54 +00:00
2006-08-29 19:06:37 +00:00
cprintf("\ncpu%d: starting xv6\n\n", cpu());
2006-06-12 15:22:12 +00:00
2006-08-29 19:06:37 +00:00
pinit(); // process table
binit(); // buffer cache
pic_init();
ioapic_init();
2006-06-13 15:50:06 +00:00
kinit(); // physical memory allocator
tvinit(); // trap vectors
2006-08-29 19:06:37 +00:00
idtinit(); // this CPU's interrupt descriptor table
2006-09-06 18:43:45 +00:00
fileinit();
2006-08-29 19:06:37 +00:00
iinit(); // i-node table
// make sure there's a TSS
setupsegs(0);
2006-06-12 15:22:12 +00:00
// initialize I/O devices, let them enable interrupts
console_init();
2006-09-06 17:27:19 +00:00
ide_init();
2006-08-29 19:06:37 +00:00
// start other CPUs
mp_startthem();
// turn on timer
2006-09-08 15:14:43 +00:00
if(ismp)
lapic_timerinit();
else
pit8253_timerinit();
// enable interrupts on the local APIC
2006-06-28 16:35:03 +00:00
lapic_enableintr();
// enable interrupts on this processor.
cpus[cpu()].nlock--;
sti();
2006-06-16 20:29:25 +00:00
// initialize process 0
proc0init();
2006-07-11 01:07:40 +00:00
scheduler();
2006-06-12 15:22:12 +00:00
}
2006-06-22 20:47:23 +00:00
// Additional processors start here.
2006-07-16 16:03:51 +00:00
void
mpmain(void)
{
cprintf("cpu%d: starting\n", cpu());
idtinit(); // CPU's idt
2006-07-29 09:35:02 +00:00
if(cpu() == 0)
panic("mpmain on cpu 0");
lapic_init(cpu());
lapic_timerinit();
lapic_enableintr();
// make sure there's a TSS
setupsegs(0);
cpuid(0, 0, 0, 0, 0); // memory barrier
cpus[cpu()].booted = 1;
// Enable interrupts on this processor.
cpus[cpu()].nlock--;
sti();
scheduler();
}
void
proc0init(void)
{
struct proc *p;
extern uchar _binary_initcode_start[], _binary_initcode_size[];
p = copyproc(0);
p->sz = PAGE;
p->mem = kalloc(p->sz);
p->cwd = igetroot();
memset(&p->tf, 0, sizeof p->tf);
p->tf->es = p->tf->ds = p->tf->ss = (SEG_UDATA << 3) | DPL_USER;
p->tf->cs = (SEG_UCODE << 3) | DPL_USER;
p->tf->eflags = FL_IF;
p->tf->esp = p->sz;
// Push dummy return address to placate gcc.
p->tf->esp -= 4;
*(uint*)(p->mem + p->tf->esp) = 0xefefefef;
p->tf->eip = 0;
memmove(p->mem, _binary_initcode_start, (int)_binary_initcode_size);
safestrcpy(p->name, "initcode", sizeof p->name);
p->state = RUNNABLE;
}