xv6/ide.c

182 lines
3.2 KiB
C
Raw Normal View History

2006-09-06 17:50:20 +00:00
// Simple PIO-based (non-DMA) IDE driver code.
2006-06-16 20:29:25 +00:00
#include "types.h"
#include "param.h"
#include "mmu.h"
#include "proc.h"
#include "defs.h"
#include "x86.h"
#include "traps.h"
2006-07-17 05:00:25 +00:00
#include "spinlock.h"
2006-06-16 20:29:25 +00:00
2006-09-06 17:54:29 +00:00
#define IDE_BSY 0x80
#define IDE_DRDY 0x40
#define IDE_DF 0x20
#define IDE_ERR 0x01
#define IDE_CMD_READ 0x20
#define IDE_CMD_WRITE 0x30
2006-06-16 20:29:25 +00:00
2006-07-10 19:06:48 +00:00
struct ide_request {
2006-07-20 09:07:53 +00:00
int diskno;
uint secno;
void *addr;
uint nsecs;
uint read;
2006-07-10 19:06:48 +00:00
};
2006-07-10 19:06:48 +00:00
struct ide_request request[NREQUEST];
int head, tail;
struct spinlock ide_lock;
2006-08-30 18:55:06 +00:00
int disk_1_present;
2006-07-10 13:08:37 +00:00
int disk_channel;
2006-06-16 20:29:25 +00:00
2006-08-30 18:55:06 +00:00
int ide_probe_disk1(void);
2006-06-16 20:29:25 +00:00
static int
ide_wait_ready(int check_error)
{
int r;
2006-06-16 20:29:25 +00:00
2006-09-06 17:27:19 +00:00
while(((r = inb(0x1F7)) & (IDE_BSY|IDE_DRDY)) != IDE_DRDY)
2006-09-06 17:50:20 +00:00
;
2006-06-16 20:29:25 +00:00
2006-09-06 17:27:19 +00:00
if(check_error && (r & (IDE_DF|IDE_ERR)) != 0)
return -1;
return 0;
2006-06-16 20:29:25 +00:00
}
void
ide_init(void)
{
initlock(&ide_lock, "ide");
irq_setmask_8259A(irq_mask_8259A & ~(1 << IRQ_IDE));
2006-08-30 18:55:06 +00:00
ioapic_enable (IRQ_IDE, ncpu - 1);
ide_wait_ready(0);
2006-08-30 18:55:06 +00:00
disk_1_present = ide_probe_disk1();
}
void
ide_intr(void)
{
2006-07-29 01:20:15 +00:00
acquire(&ide_lock);
2006-07-10 19:06:48 +00:00
wakeup(&request[tail]);
2006-07-29 01:20:15 +00:00
release(&ide_lock);
}
2006-06-16 20:29:25 +00:00
int
ide_probe_disk1(void)
{
int r, x;
2006-06-16 20:29:25 +00:00
// wait for Device 0 to be ready
ide_wait_ready(0);
2006-06-16 20:29:25 +00:00
// switch to Device 1
outb(0x1F6, 0xE0 | (1<<4));
2006-06-16 20:29:25 +00:00
// check for Device 1 to be ready for a while
2006-09-06 17:27:19 +00:00
for(x = 0; x < 1000 && (r = inb(0x1F7)) == 0; x++)
2006-09-06 17:50:20 +00:00
;
2006-06-16 20:29:25 +00:00
// switch back to Device 0
outb(0x1F6, 0xE0 | (0<<4));
2006-06-16 20:29:25 +00:00
2006-09-06 17:27:19 +00:00
return x < 1000;
2006-06-16 20:29:25 +00:00
}
2006-07-10 19:06:48 +00:00
void
ide_start_request (void)
{
struct ide_request *r;
2006-09-06 17:27:19 +00:00
if(head != tail) {
2006-07-10 19:06:48 +00:00
r = &request[tail];
ide_wait_ready(0);
outb(0x3f6, 0); // generate interrupt
2006-07-10 19:06:48 +00:00
outb(0x1F2, r->nsecs);
outb(0x1F3, r->secno & 0xFF);
outb(0x1F4, (r->secno >> 8) & 0xFF);
outb(0x1F5, (r->secno >> 16) & 0xFF);
2006-07-20 09:07:53 +00:00
outb(0x1F6, 0xE0 | ((r->diskno&1)<<4) | ((r->secno>>24)&0x0F));
2006-09-06 17:54:29 +00:00
if(r->read)
outb(0x1F7, IDE_CMD_READ);
2006-08-07 01:38:46 +00:00
else {
2006-09-06 17:54:29 +00:00
outb(0x1F7, IDE_CMD_WRITE);
2006-08-07 01:38:46 +00:00
outsl(0x1F0, r->addr, 512/4);
}
2006-07-10 19:06:48 +00:00
}
}
2006-09-06 17:27:19 +00:00
void*
ide_start_rw(int diskno, uint secno, void *addr, uint nsecs, int read)
2006-06-16 20:29:25 +00:00
{
2006-07-10 19:06:48 +00:00
struct ide_request *r;
2006-08-30 18:55:06 +00:00
if(diskno && !disk_1_present)
panic("ide disk 1 not present");
2006-09-06 17:27:19 +00:00
while((head + 1) % NREQUEST == tail)
sleep(&disk_channel, &ide_lock);
2006-07-10 19:06:48 +00:00
r = &request[head];
r->secno = secno;
r->addr = addr;
2006-07-10 19:06:48 +00:00
r->nsecs = nsecs;
r->diskno = diskno;
r->read = read;
2006-07-10 19:06:48 +00:00
head = (head + 1) % NREQUEST;
ide_start_request();
2006-07-10 19:06:48 +00:00
return r;
2006-07-10 13:08:37 +00:00
}
int
ide_finish(void *c)
2006-07-10 13:08:37 +00:00
{
2006-08-07 01:38:46 +00:00
int r;
2006-09-06 17:27:19 +00:00
struct ide_request *req = (struct ide_request*) c;
2006-07-10 13:08:37 +00:00
2006-09-06 17:27:19 +00:00
if(req->read) {
if((r = ide_wait_ready(1)) >= 0)
2006-08-07 01:38:46 +00:00
insl(0x1F0, req->addr, 512/4);
}
2006-07-10 19:06:48 +00:00
2006-09-06 17:27:19 +00:00
if((head + 1) % NREQUEST == tail) {
2006-07-10 19:06:48 +00:00
wakeup(&disk_channel);
}
2006-09-06 17:27:19 +00:00
2006-07-10 19:06:48 +00:00
tail = (tail + 1) % NREQUEST;
ide_start_request();
return 0;
2006-06-16 20:29:25 +00:00
}
int
ide_write(int diskno, uint secno, const void *src, uint nsecs)
2006-06-16 20:29:25 +00:00
{
int r;
if(nsecs > 256)
panic("ide_write");
2006-06-16 20:29:25 +00:00
ide_wait_ready(0);
2006-06-16 20:29:25 +00:00
outb(0x1F2, nsecs);
outb(0x1F3, secno & 0xFF);
outb(0x1F4, (secno >> 8) & 0xFF);
outb(0x1F5, (secno >> 16) & 0xFF);
outb(0x1F6, 0xE0 | ((diskno&1)<<4) | ((secno>>24)&0x0F));
outb(0x1F7, 0x30); // CMD 0x30 means write sector
2006-06-16 20:29:25 +00:00
2006-09-06 17:27:19 +00:00
for(; nsecs > 0; nsecs--, src += 512) {
if((r = ide_wait_ready(1)) < 0)
return r;
outsl(0x1F0, src, 512/4);
}
2006-06-16 20:29:25 +00:00
return 0;
2006-06-16 20:29:25 +00:00
}